5/12/2022

Shinobu Miwa

shinobu.miwa@uec.ac.jp

http://www.hpc.is.uec.ac.jp/miwa/index.html

The University of Electro-Communications,
Room W10-521,
1-5-1, Chofugaoka, Chofu,
Tokyo 182-8585, Japan
Phone: +81-42-443-5640

CURRENT POSITION

The University of Electro-Communications — Tokyo, Japan
Associate Professor — Mar. 2015–Present

EDUCATION

Kyoto University — Kyoto, Japan
Ph.D., Informatics — Nov. 2007

Kyoto University — Kyoto, Japan
MS, Informatics — Mar. 2002

Kyoto University — Kyoto, Japan
BS, Engineering — Mar. 2000

WORK EXPERIENCE

RIKEN — Kobe, Japan
Visiting Researcher — Aug. 2022–Present
Lawrence Livermore National Laboratory — Livermore, CA
Visiting Scientist and Professional — Apr. 2017–Mar. 2018
The University of Tokyo — Tokyo, Japan
Visiting Researcher — Feb. 2017–Sep. 2017
The University of Tokyo — Tokyo, Japan
Assistant Professor — Apr. 2011–Feb. 2015
Tokyo University of Agriculture and Technology — Tokyo, Japan
Project Assistant Professor — Jan. 2008–Mar. 2011
Kyoto University — Kyoto, Japan
Research Associate — Apr. 2005–Dec. 2007

TEACHING EXPERIENCE

The University of Electro-Communications Tokyo, Japan

- *Mathematical Information Science Laboratory II/Computer Science Laboratory II* (CPU cache simulation), Second term 2018–Present
- *Logic Circuit Design,* First term 2018–Present
- *Parallel Processing II/High Performance Computing II*, Second term 2015–Present
- *Technical English,* First term 2019-2021
- *Mathematical Information Science Laboratory I/Computer Science Laboratory I* (Logic circuit and Verilog-HDL), First term 2016
- *Elements of Information Systems Fundamentals I* (Computer architecture), First term 2015

The University of Tokyo Tokyo, Japan

- *Mathematical Engineering and Information Physics Laboratory I* (Logic circuit and Verilog-HDL)*,* First term 2013–2014
- *Information System Design Laboratory* (C programming), First term 2011–2014

RESEARCH INTERESTS

Computer architecture High performance computing System software Embedded systems

SELECTED PUBLICATIONS

- K. Yoshida, R. Sageyama, **S. Miwa**, H. Yamaki, and H. Honda, Analyzing Performance and Power-Efficiency Variations among NVIDIA GPUs, In Proceedings of the 51st International Conference on Parallel Processing (ICPP) *(acceptance rate: 87/311=27%)* (to appear)
- **S. Miwa**, I. Laguna, and M. Schulz, PredCom: A Predictive Apporoach to Collecting Communication Traces, IEEE Transactions on Parallel and Distributed Systems, Vol. 32, Issue 1, pp.45-58 (2021)
- **S. Miwa**, M. Ishihara, H. Yamaki, H. Honda, and M. Schulz, Footprint-Based DIMM Hotplug, IEEE Transactions on Computers, Vol. 69, Issue 2, pp.172–184, Feb. 2020 *(Featured Paper in the February 2020 issue)*.
- H. Yamaki, H. Nishi, **S. Miwa,** and H. Honda, Data Prediction for Response Flows in Packet Processing Cache, In Proceedings of the 2018 55th ACM/EDAC/IEEE Design Automation Conference (DAC), No. 110, 6 pages, Jul. 2018 *(acceptance rate: 158/747=21%)*.
- **S. Miwa**, and H. Nakamura, Profile-Based Power Shifting in Interconnection Networks with On/Off Links, In Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC15), pp.37:1–37:11, Nov. 2015 *(acceptance rate: 79/358=22%)*.

SELECTED INVITED TALKS

- Variation of GPU Power in Supercomputing Systems, George Washington University, Washington, DC, USA, Sep. 2019.
- Energy-Efficient Computers with Increased Hardware Resources, the 78th National Convention of Information Processing Society of Japan, Mar. 2016 (in Japanese).
- Network and Memory Power Management in High Performance Computing Systems, IBM Austin Research Labs, Austin, TX, USA, Nov. 2015.
- Power Shifting between Networks and CPUs in HPC System, JST/CREST International Symposium on Post Petascale System Software, Dec. 2014.
- Power Management for Exascale Computing, IBM Austin Research Labs, Austin, TX, USA, Feb. 2014.

RESEARCH GRANTS

- A Framework to Support Use of TEE in High Performance Computing, PREST, Japan Science and Technology Agency, 39,000,000 JPY, principal investigator, Oct. 2022–Present.
- Development of Innovative Frameworks for Application Analysis in Post-Peta Scale Systems, 20H04193, Grant-in-Aid for Scientific Research, Japan Society for the Promotion of Science, 14,320,000 JPY, principal investigator, Apr. 2020–Present.
- Resource Manager in Next-Generation Massively Parallel Processing Environments, Research Grant, KDDI Foundation, 3,000,000 JPY, principal investigator, Apr. 2020–Present.
- A Study of Performance Evaluation and Memory Models of AI Applications on High Performance Computing Systems, KIOXIA Corp., 2,200,000 JPY, principal investigator, Jul. 2019–Mar. 2022.
- A Study of Profile Prediction for MPI Parallel Applications Executed on Massively Parallel Processing Environments, K30-XXIII-524, Research Grant, Kayamori Foundation of Informational Science Advancement, 800,000 JPY, principal investigator, Nov. 2018–Oct. 2020 *(acceptance rate: 21/162=13%)*.
- A Study of Ultrascaled Nanocarbon Processor Architecture, 18K19778, Grant-in-Aid for Scientific Research, Japan Society for the Promotion of Science, 6,240,000 JPY, principal investigator, Apr. 2018–Present *(acceptance rate: 1,466/12,141=12%)*.
- Power Management Framework for Post-Peta Scale Systems, Core Research for Evolutionary Science and Technology, Japan Science and Technology Agency, 223,254,000 JPY, co-investigator (PI: Professor Masaaki Kondo), Oct. 2012–Mar. 2018.
- Development of Fundamental Technology for Normally-off Computing, Toshiba Corp., 1,000,080 JPY, principal investigator, May 2015–Feb. 2016.
- A Study of Heat-Spread-Aware Processors, R24700044, Grant-in-Aid for Scientific Research,

Japan Society for the Promotion of Science, 4,420,000 JPY, principal investigator, Apr. 2012–Mar. 2014 *(acceptance rate: 6,255/20,867=30%)*.

AWARDS (FOR ME)

- *Best Paper Award for Computers Track in the 2019 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing,* Aug. 2019.
- *Best Paper Award in the 2010 Embedded System Symposium*, Oct. 2010.
- *Second Place in the free programming track of the 2010 GPU Challenge*, May 2010.
- *Best Poster Award in the 2008 Symposium on Advanced Computing Systems and Infrastructures*, Jun. 2008.
- *Student Encouragement Award received from Kansai-Section Convention of Information Processing Society of Japan*, Oct. 2003.

AWARDS (FOR GRADUATES AND UNDERGRADUATES)

- T. Osada, *IEEE Computer Society Japan Chapter xSIG Young Researcher Award, 2021.*
- K. Tanaka, *IPSJ Yamashita SIG Research Award,* 2019.
- K. Tanaka, *IEEE CEDA All Japan Joint Chapter Design Gaia Best Poster Award*, Dec. 2018.
- K. Tanaka, *Third Place in the undergraduate category at MICRO51 ACM Student Research Competition*, Oct. 2018.
- Y. He, his Ph.D. thesis is selected as *one of the best papers recommended by SIG (Special Interest Group) of System Architecture in IPSJ (Information Processing Society of Japan)*, Jul. 2014.
- A. Ohta, his Ph.D. thesis is selected as *one of the best papers recommended by SIG of Embedded Systems in IPSJ*, Jul. 2013.
- A. Ohta, *Encouragement Award in the Field of Computer Science of IPSJ*, Oct. 2010.

SELECTED PROFESSIONAL ACTIVITIES

Track Chair

- IEEE International Symposium on Embedded Multicore/Many-core System-on-Chip (MCSoC), 2018–2021.

Technical Program Committees

- IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing (CCGrid), 2018–2019.
- International Conference on Parallel Processing (ICPP), 2018, 2021.
- IEEE International Conference on Computer Design (ICCD), 2014–2015.

Editorial Boards

- IEICE (Institute of Electronics, Information and Communication Engineers) Transactions on Information and Systems, Jun. 2015–May 2019.
- IPSJ Magazine, Apr. 2010–Mar. 2016.
- IPSJ Transactions on Advanced Computing Systems, Apr. 2011–Mar. 2015, Apr. 2020–Present.
- IPSJ Journal of Information Processing, Jun. 2009–May 2013.

External Reviewers

- ACM/EDAC/IEEE Design Automation Conference (DAC), 2014.
- ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2012.
- International Conference for High Performance Computing, Networking, Storage and Analysis (SC), 2011–2012.
- ACM International Conference on Supercomputing (ICS), 2008.

Others

- Evaluation committee member of Energy-Saving Project, New Energy and Industrial Technology Development Organization, Apr. 2016–Present.

FULL PUBLICATIONS LIST

Journal Articles

- **S. Miwa**, I. Laguna, and M. Schulz, PredCom: A Predictive Apporoach to Collecting Communication Traces, IEEE Transactions on Parallel and Distributed Systems, Vol. 32, Issue 1, pp.45-58 (2021)
- **S. Miwa**, M. Ishihara, H. Yamaki, H. Honda, and M. Schulz, Footprint-Based DIMM Hotplug, IEEE Transactions on Computers, Vol. 69, Issue 2, pp.172-184, 2020 *(Featured Paper in the February 2020 issue)*.
- Y. He, M. Kondo, T. Nakada, H. Sasaki, **S. Miwa**, and H. Nakamura, A Runtime Optimization Selection Framework to Realize Energy Efficient Network-on-Chip, IEICE Transactions on Information and Systems, Vol. E99-D, No. 5, pp. 1–10, 2016.
- **S. Miwa**, S. Aita, Y. Ajima, T. Shimizu, A. Asato, and H. Nakamura, Power/Performance Evaluation of EEE in Real HPC Environment, IPSJ Transactions on Advanced Computing Systems, Vol. 7, No. 4, pp. 67–83, 2014 (in Japanese).
- **S. Miwa**, and C. R. Lefurgy, Evaluation of Core Hopping on POWER7, ACM SIGMETRICS Performance Evaluation Review, Special Issue on Greenmetrics 2014, pp. 11–16, 2014 (also appeared in the 2014 GreenMetrics Workshop, 6 pages, Jun. 2014).
- E. Arima, T. Komoda, T. Nakada, **S. Miwa**, H. Noguch, K. Nomura, K. Abe, S. Fujita, and H. Nakamura, Analysis of Performance Required for STT-MRAM Last Level Caches Under Low CPU Load, IEICE Transactions on Electronics, Communications and Computer Sciences, Vol. J97-A, No. 10, pp. 629–647, 2014 (in Japanese).
- T. Nakada, K. Okamoto, T. Komoda, **S. Miwa**, Y. Sato, H. Ueki, M. Hayashikoshi, T. Shimizu, and H. Nakamura, Design Aid of Multi-core Embedded Systems with Energy Model, IPSJ Transactions on Advanced Computing Systems, Vol. 7, No. 3, pp. 37–46, 2014.
- **S. Miwa**, T. Inoue, and H. Nakamura, Area-Efficient Microarchitecture for Reinforcement of Turbo Mode, IEICE Transactions on Information and Systems, Vol. E97-D, No. 5, pp. 1196–1210, 2014.
- **S. Miwa**, S. Aita, and H. Nakamura, Performance Estimation of High Performance Computing Systems with Energy Efficient Ethernet Technology, Journal of Computer Science – Research and Development, Vol. 29, Issue 3-4, pp. 161-169, 2014 (also appeared in International Conference on Energy-Aware High Performance Computing (EnA-HPC'13), 8 pages, Sep. 2013).
- E. Arima, T. Komoda, T. Nakada, **S. Miwa**, and H. Nakamura, Lost Data Prefetching to Reduce Performance Degradation Caused by Powering Off Caches, IPSJ Transactions on Advanced Computing Systems, Vol. 6, No. 3, pp.118–130, 2013 (in Japanese).
- K. Kim, S. Takeda, **S. Miwa**, and H. Nakamura, Evaluation of a New Power-Gating Scheme

Utilizing Data Retentiveness on Caches, IEICE Transaction on Electronics, Communications and Computer Sciences, Vol. E95-A, No. 12, pp. 2301–2308, Dec. 2012.

- P. Waskito, **S. Miwa**, Y. Mitsukura and H. Nakajo, Evaluation of GPU-based Empirical Mode Decomposition for Off-line Analysis, IEICE Transactions on Information and Systems, Vol. E94-D, No. 12, pp. 2328–2337, Dec. 2011.
- A. Ohta, **S. Miwa** and H. Nakajo, Proposal of a Hardware Scheme for Java Acceleration on Android Devices, IPSJ Transactions on Advanced Computing Systems, Vol. 4, No. 2, pp.115–132, 2011 (in Japanese).
- J. Yao, **S. Miwa**, H. Shimada and S. Tomita, A Fine-Grained Runtime Power/Performance Optimization Method for Processors with Adaptive Pipeline Depth, Journal of Computer Science and Technology, Vol. 26, No. 2, pp. 292–301, 2011.
- **S. Miwa**, P. Zhang, H. Yokoyama, Y. Horibe and H. Nakajo, Area-efficient Register Map Table Using a Cache, IPSJ Transactions on Advanced Computing Systems, Vol. 3, No. 3, pp. 44–55, 2010 (also appeared in the 2010 Symposium on Advanced Computing Systems and Infrastructures, pp. 329–338, May 2010) (in Japanese).
- J. Yao, K. Ogata, H. Shimada, **S. Miwa**, H. Nakashima and S. Tomita, An Instruction Scheduler for Dynamic ALU Cascading Adoption, IPSJ Transactions on Advanced Computing Systems, Vol. 2, No. 2, pp.30–47, 2009.
- Y. Ogasawara, **S. Miwa** and H. Nakajo, Dynamic Switch Strategies of Accessing L1/L2 Cache for an SMT Processor, IPSJ Transactions on Advanced Computing Systems, Vol. 2, No. 3, pp. 12–25, 2009 (also appeared in the 2009 Symposium on Advanced Computing Systems and Infrastructures, pp. 379–388, May 2009) (in Japanese).
- J. Yao, **S. Miwa**, H. Shimada and S. Tomita, A Dynamic Control Mechanism for Pipeline Stage Unification by Identifying Program Phases, IEICE Transactions on Information and Systems, Vol. E91-D, No. 4, pp. 1010–1022, April 2008.
- J. Yao, H. Shimada, **S. Miwa**, and S. Tomita, Optimal Pipeline Depth with Pipeline Stage Unification Adoption, ACM SIGARCH Computer Architecture News, Vol. 35, Issue 5, pp.3-6 (Dec 2007) (also appeared in the 2007 International Workshop on Advanced Low Power Systems).
- **S. Miwa**, H. Ichibayashi, H. Irie, M. Goshima and S. Tomita, Low-complexity Operand Bypass Using Small RAM, IPSJ Transactions on Advanced Computing Systems, Vol. 48, No. SIG13, pp. 58–69, 2007 (also appeared in the 2007 Symposium on Advanced Computing Systems and Infrastructures, pp. 265–274, May 2007) (in Japanese).
- **S. Miwa**, T. Fukuyama, H. Shimada, M. Goshima, Y. Nakashima, S. Mori and S. Tomita, Branch Filtering Mechanism with Path Trace, IPSJ Transactions on Advanced Computing Systems, Vol. 47, No. SIG12, pp.108–118, 2006 (also appeared in the 2006 Symposium on

Advanced Computing Systems and Infrastructures, pp. 315–323, May 2006) (in Japanese).

Conferences

- C. Shi, **S. Miwa**, T. Yang, R. Shioya, H. Yamaki, and H. Honda, CNFET7: An Open Source Cell Library for 7-nm CNFET Technology, The 28th Asia and South Pacific Design Automation Conference (ASP-DAC) *(acceptance rate: 102/328=31%)* (to appear).
- K. Yoshida, R. Sageyama, **S. Miwa**, H. Yamaki, and H. Honda, Analyzing Performance and Power-Efficiency Variations among NVIDIA GPUs, The 51st International Conference on Parallel Processing (ICPP) *(acceptance rate: 84/311=27%)* (to appear).
- D. Osada, K. Tanaka, H. Yamaki, **S. Miwa**, H. Honda, and M. Goshima, Improving Efficiency of Router Table Search with Table-Separate Packet Processing Cache, 5th Cross-Disciplinary Workshop on Computing Systems, Infrastructures, and Programming (xSIG2021), 7 pages, Jul. 2021 (in Japanese) *(IEEE Computer Society Japan Chapter xSIG Young Researcher Award)*.
- G. Georgakoudis, N. Jain, T. Ono, K. Inoue, **S. Miwa**, and A. Bhatele, Evaluating the Impact of Energy Efficient Networks on HPC Workloads, 26th IEEE International Conference on High Performance Computing, Data, and Analytics (HiPC), 10 pages, Dec. 2019 *(acceptance rate: 39/173=23%)*.
- Y. Inouchi, H. Yamaki, **S. Miwa**, and T. Tsumura, Functionally-Predefined Kernel: a Way to Reduce CNN Computation, The 2019 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PacRim 2019), 6 pages, Aug. 2019 *(Best paper award for computers track: 1/27=3.7%).*
- K. Tanaka, H. Yamaki, **S. Miwa**, and H. Honda, Multi-Level Packet Processing Caches, The 2019 IEEE Symposium on Low-Power and High-Speed Chips and Systems (COOL Chips 22), 3 pages, Apr. 2019.
- K. Tanaka, H. Yamaki, **S. Miwa**, and H. Honda, Optimizing Memory Hierarchy within an Internet Router for High-Throughput and Energy-Efficient Packet Processing, ACM Student Research Competition (in conjunction with the 51st Annual ACM/IEEE International Symposium on Microarchitecture (MICRO-51), poster presentation), Oct. 2018 *(won 3rd place in the undergraduate category)*.
- H. Yamaki, H. Nishi, **S. Miwa**, and H. Honda, Data Prediction for Response Flows in Packet Processing Cache, In Proceedings of the 2018 55th ACM/EDAC/IEEE Design Automation Conference (DAC), No. 110, 6 pages, Jul. 2018 *(acceptance rate: 158/747=21%)*.
- Miyoshi, **S. Miwa**, K. Inoue, and M. Kondo, Run-Time DFS/DCT Optimization for Power-Constrained HPC Systems, the International Conference on High Performance Computing in Asia-Pacific Region (HPC Asia 2018, poster presentation), Jan. 2018.

- S. Shindo, M. Ohba, T. Tsumura, and **S. Miwa**, Evaluation of Task Mapping on Multicore Neural Network Accelerators, In Proceedings of the 4th International Workshop on Computer Systems and Architectures, pp. 415–421, Nov. 2016.
- M. Ohba, **S. Miwa**, S. Shindo, T. Tsumura, H. Yamaki, and H. Honda, Initial Study of Reconfigurable Neural Network Accelerators, In Proceedings of the 7th International Workshop on Advances in Networking and Computing (poster presentation), pp. 707–709, Nov. 2016.
- **S. Miwa**, and H. Nakamura, Profile-Based Power Shifting in Interconnection Networks with On/Off Links, In Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC15), pp.37:1–37:11, Nov. 2015 *(acceptance rate: 79/358=22%)*.
- **S. Miwa**, and H. Honda, Memory Hotplug for Energy Savings of HPC systems, the International Conference for High Performance Computing, Networking, Storage and Analysis (SC15, poster presentation), Nov. 2015 *(acceptance rate: 112/253=44%, best poster award finalists: 7/253=3%)*.
- E. Arima, H. Noguchi, T. Nakada, **S. Miwa**, S. Takeda, S. Fujita, and H. Nakamura, Immediate Sleep: Reducing Energy Impact of Peripheral Circuits in STT-MRAM Caches, In Proceedings of the 33rd IEEE International Conference on Computer Design (ICCD'15), pp.157–164, Oct. 2015 *(acceptance rate: 83/269=31%)*.
- Y. He, M. Kondo, T. Nakada, H. Sasaki, **S. Miwa**, and H. Nakamura, Runtime Multi-Optimizations for Energy Efficient On-chip Interconnections, In Proceedings of the 33rd IEEE International Conference on Computer Design (ICCD'15, poster presentation), pp. 484–487, Oct. 2015.
- E. Arima, **S. Miwa**, T. Nakada, S. Takeda, H. Noguchi, S. Fujita, and H. Nakamura, Subarray Level Power-Gating in STT-MRAM Caches to Mitigate Energy Impact of Peripheral Circuits, the 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC), Work-in-Progress Session (poster presentation), Jun. 2015.
- T. Nakada, T. Shigematsu, T. Komoda, **S. Miwa**, Y. Sato, H. Ueki, M. Hayashikoshi, T. Shimizu, and H. Nakamura, Data-aware Power Management for Periodic Real-time Systems with Non-Volatile Memory, In Proceedings of the 3rd IEEE Nonvolatile Memory Systems and Applications Symposium (NVMSA'14), 6 pages, Aug. 2014.
- E. Arima, T. Nakada, **S. Miwa**, S. Takeda, H. Noguchi, S. Fujita, and H. Nakamura, Fine-Grain Power-Gating on STT-MRAM Peripheral Circuits with Locality-aware Access Control, the Memory Forum (in conjunction with the 41st International Symposium on Computer Architecture (ISCA-41)), 5 pages, Jun. 2014.
- T. Komoda, S. Hayashi, T. Nakada, **S. Miwa**, and H. Nakamura, Power Capping of CPU-GPU

Heterogeneous Systems through Coordinating DVFS and Task Mapping, In Proceedings of the 31st IEEE International Conference on Computer Design (ICCD'13), pp.349–356, Oct. 2013 *(acceptance rate: 56/223=25%)*.

- T. Nakada, **S. Miwa**, K. Yano, and H. Nakamura, Performance Modeling for Designing NoC-based Multiprocessors, In Proceedings of the 2013 IEEE International Symposium on Rapid System Prototyping (RSP'13), pp.30–36, Oct. 2013.
- T. Komoda, N. Maruyama, **S. Miwa**, and H. Nakamura, Integrating Multi-GPU Execution in an OpenACC Compiler, In Proceedings of the 42nd International Conference on Parallel Processing (ICPP'13), pp.260–269, Oct. 2013 *(acceptance rate: 59/193=31%)*.
- Y. He, H. Sasaki, **S. Miwa**, and H. Nakamura, McRouter: Multicast within a Router for High Performance Network-on-Chips, In Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques (PACT'13), pp.319–329, Sep. 2013 *(acceptance rate: 36/208=17%)*.
- Y. He, H. Sasaki, **S. Miwa**, and H. Nakamura, Predict-more Router: A Low Latency NoC Router with More Route Predictions, In Proceedings of the 3rd Workshop on Communication Architecture for Scalable Systems (CASS'13), pp. 842–850, May 2013.
- H. Noguchi, K. Nomura, K. Abe, S. Fujita, E. Arima, K. Kim, T. Nakada, **S. Miwa**, and H. Nakamura, D-MRAM Cache: Enhancing Energy Efficiency with 3T-1MTJ DRAM/MRAM Hybrid Memory, In Proceedings of the 2013 Design, Automation & Test in Europe (DATE'13), pp.1813–1818, Mar. 2013 *(acceptance rate: 206/829=25%)*.
- E. Arima, T. Komoda, **S. Miwa**, H. Noguchi, K. Nomura, K. Abe, S. Fujita, and H. Nakamura, Comparison of Leak Reduction Techniques for Last Level Caches under OS Power Management, In Proceedings of the 25th Workshop on Circuit and Systems, pp. 402–407, Jul. 2012 (in Japanese).
- S. Takeda, **S. Miwa**, K. Usami, and H. Nakamura, Stepwise Sleep Depth Control for Run-Time Leakage Power Saving, In Proceedings of the 2012 Great Lakes Symposium on VLSI (GLSVLSI'12), pp.233–238, May 2012 *(acceptance rate: 41/144=28%)*.
- K. Kim, S. Takeda, **S. Miwa** and H. Nakamura, A Novel Power-Gating Scheme Utilizing Data Retentiveness on Caches, In Proceedings of the 2012 Great Lakes Symposium on VLSI (GLSVLSI'12, poster presentation), pp. 91–94, May 2012.
- T. Komoda, **S. Miwa** and H. Nakamura, Communication Library to Overlap Computation and Communication for OpenCL Application, In Proceedings of the 17th International Workshop on High-Level Parallel Programming Models and Supportive Environment (HIPS'12), pp. 560–566, May 2012.
- S. Takeda, **S. Miwa**, K. Usami and H. Nakamura, Efficient Leakage Power Saving by Sleep Depth Controlling for Multi-mode Power Gating, In Proceedings of the 13th International

Symposium on Quality Electronic Design (ISQED'12), pp. 627–634, Mar 2012.

- H. Horibe, **S. Miwa**, R. Shioya, M. Goshima, and H. Nakajo, Selective Cache Line Allocation with Load/Store Instruction Address, In Proceedings of the 2011 Symposium on Advanced Computing Systems and Infrastructures, pp. 316–323, May 2011 (in Japanese).
- P. Waskito, **S. Miwa**, Y. Mitsukura and H. Nakajo, Parallelizing Hilbert-Huang Transform on GPU, In Proceedings of the 2nd Workshop on Ultra Performance and Dependable Acceleration Systems (UPDAS'10), pp. 184–190, Nov. 2010.
- Ohta, **S. Miwa**, and H. Nakajo, Dalvik Accelerator: A Framework for High-Performance Execution of Java Applications on Android Devices, In Proceedings of the 2010 Embedded System Symposium, pp. 13–22, Oct. 2010 (in Japanese) *(Best Paper Award)*.
- H. Yokoyama, Y. Horibe, P. Zhang, **S. Miwa** and H. Nakajo, An Effective Replacement Policy Focusing on Lifetime of a Cache Line, In Proceedings of the 2010 International Conference on Computer Design (CDES'10), pp. 146–152, Jul. 2010.
- P. Waskito, **S. Miwa**, Y. Mitsukura, and H. Nakajo, Parallelizing Hilbert-Huang Transform and its Acceleration with GPU, In Proceedings of the 2010 Symposium on Advanced Computing Systems and Infrastructures (poster presentation), pp. 139–140, May 2010 (in Japanese) *(won 2nd place in the free programming track of the 2010 GPU Challenge)*.
- Y. Horibe, **S. Miwa**, R. Shioya, M. Goshima, and H. Nakajo, Improving Efficiency of Cache Capacity by Selective Cache Line Allocation, In Proceedings of the 2010 Symposium on Advanced Computing Systems and Infrastructures (poster presentation), pp. 121–122, May 2010 (in Japanese).
- Ohta, T. Motegi, **S. Miwa**, and H. Nakajo, A MIPS-Simulator-Based Framework for Evaluating Dalvik Accelerators, In Proceedings of the 2010 Symposium on Advanced Computing Systems and Infrastructures (poster presentation), pp. 113–114, May 2010 (in Japanese).
- M. Nakanishi, Y. Mitsukura, T. Tanaka, **S. Miwa** and H. Nakajo, Extraction of horns in a noisy environment by EMD, In Proceedings of the 2010 International Workshop on Nonlinear Circuits and Signal Processing (NCSP'10), pp. 333–336, Mar. 2010.
- Y. Ogasawara, P. Waskito, **S. Miwa** and H. Nakajo, Dynamic Switching Techniques of Accessing L1/L2 Cache on an SMT Processor, In Proceedings of the 2009 International Conference on Computer Design (CDES'09), pp. 171–177, Jul. 2009.
- J. Yao, H. Shimada, K. Ogata, **S. Miwa** and S. Tomita, Improving Effectiveness of Pipeline Stage Unification via ALU Cascading, In Proceedings of the 12th IEEE Symposium on Low-Power and High-Speed Chips (COOL Chips XII), pp.423–436, Apr. 2009.
- **S. Miwa**, H. Ichibayashi, H. Irie, M. Goshima, H. Nakajo, and S. Tomita, Low-Complexity Bypass Network Using Small RAM, In Proceedings of the 2008 International Conference on Computer Design (CDES'08), pp. 153–159, Jul. 2008.

- **S. Miwa**, and H. Nakajo, A Branch Predictor with Compressed Path Information, In Proceedings of the 2008 Symposium on Advanced Computing Systems and Infrastructures, pp. 255–264, Jun. 2008 (in Japanese).
- K. Ogata, J. Yao, H. Shimada, **S. Miwa**, and S. Tomita, A Dynamic Instruction Scheduler for ALU Cascading, In Proceedings of the 2008 Symposium on Advanced Computing Systems and Infrastructures, pp. 105–114, Jun. 2008 (in Japanese).
- Y. Ogasawara, I. Tate, **S. Miwa** and H. Nakajo, Implementation of a Multi SMT Processor with FPGA, In Proceedings of the 2008 Symposium on Advanced Computing Systems and Infrastructures (poster presentation), pp. 29–30, Jun. 2008 (in Japanese) *(Best Poster Award)*.
- T. Yoshimura, K. Saito, H. Shimada, **S. Miwa**, Y. Nakashima, S. Mori, and S. Tomita, Three Quads: An Interconnection Network for Interactive Simulations, In Proceedings of the Asian Simulation Conference 2006, pp. 362–366, Oct. 2006.
- S. Mori, D. Okamura, H. Shimada, **S. Miwa**, Y. Nakashima, and S. Tomita, An FPGA-based Visualization Accelerator: VisA Pro, International Symposium on Advanced Reconfigurable Systems (poster presentation), Dec. 2005.
- T. Fukuyama, M. Fukuda, **S. Miwa**, M. Konishi, M. Goshima, Y. Nakashima, S. Mori, and S. Tomita, Instruction Scheduling with Slack Prediction for Low-Power Processors, In Proceedings of the 2005 Symposium on Advanced Computing Systems and Infrastructures, pp. 123–132, May 2005 (in Japanese).
- T. Tsumura, **S. Miwa**, M. Goshima, and S. Tomita, Neural Network Simulation for Monitoring Memory Architecture, In Proceedings of the 20th Symposium on System Engineering, the Society of Instrument and Control Engineers, pp. 111–114, Feb. 2000 (in Japanese).

Book Chapter

- M. Kondo, I. Miyoshi, K. Inoue, and **S. Miwa**, Power Management Framework for Post-Petascale Supercomputers, Book Chapter in *Advanced Software Technologies for Post-Peta Scale Computing—The Japanese Post-Peta CREST Research Project—* edited by M. Sato, pp. 249–269, Springer, 2018.

Non-refereed Technical Reports

- K. Arima, K. Hasegawa, **S. Miwa**, H. Yamaki, and H. Honda, Function Call Count Prediction for LULESH, IPSJ SIG Technical Report 2022-HPC-187, No. 19, pp. 1–8, 2022 (in Japanese).
- M. Kawasaki, S. Ohshima, H. Yamaki, **S. Miwa**, and H. Honda, Proposal of a Code-Conversion Framework for Hybrid Execution with OpenMP and OpenACC, IPSJ SIG Technical Report 2022-HPC-187, No. 8, pp. 1–7, 2022 (in Japanese).
- M. Ono, K. Yoshida, **S. Miwa**, R. Sakamoto, H. Yamaki, and H. Honda, Job Scheduling

Considering Power Variations on Both CPU and GPU, IPSJ SIG Technical Report 2022-HPC-185, No. 20, pp. 1–8, 2022 (in Japanese).

- E. Sekikawa, **S. Miwa**, T. Yang, R. Shioya, H. Yamaki, and H. Honda, CACTI-CNFET: a Power/Delay Simulator of SRAM Manufactured with CNFET, IPSJ SIG Technical Report 2022-ARC-249, No. 6, pp. 1–8, 2022 (in Japanese).
- S. Aramaki, H. Yamaki, **S. Miwa**, and H. Honda, Multi-Path Control Depending on Link Congestion with In-band Network Telemetry, IEICE Technical Report NS2022-19, No. 16, pp. 59–64, 2022 (in Japanese).
- K. Yoshida, **S. Miwa**, H. Yamaki, and H. Honda, Analyzing Impact of CUDA Versions on Performance and Power Consumption of Kernels, IPSJ SIG Technical Report 2021-HPC-183, No. 16, pp. 1–8, 2022 (in Japanese).
- C. Shi, K. Sasaki, **S. Miwa**, T. Yang, R. Shioya, H. Yamaki, and H. Honda, Evaluation of Microprocessors Placed-and-Routed with CNFET, IPSJ SIG Technical Report 2021-ARC-248, No. 5, pp. 1–6, 2022 (in Japanese).
- Y. Okada, **S. Miwa**, H. Yamaki, and H. Honda, Evaluating MPI Communication Timing Prediction for Large-Scale Execution by Analyzing Communication Traces Obtained Through Small-Scale Execution, IPSJ SIG Technical Report 2021-HPC-182, No. 16, pp. 1–8, 2021 (in Japanese).
- R. Higuchi, **S. Miwa**, H. Yamaki, and H. Honda, Runtime File Staging for Deep Learning, IPSJ SIG Technical Report 2021-HPC-182, No. 3, pp. 1–9, 2021 (in Japanese).
- R. Sageyama, K. Yoshida, **S. Miwa**, H. Yamaki, and H. Honda, Evaluating Power and Performance Variations on NVIDIA A100 GPUs in Wisteria/BDEC-01, IPSJ SIG Technical Report 2021-HPC-182, No. 3, pp. 1–9, 2021 (in Japanese).
- M. Mori, M. Misono, H. Yamaki, **S. Miwa**, H. Honda, and T. Shinagawa, Fast and Secure VMI for Malware Analysis, Symposium on Computer Systems (ComSys), pp. 48–56, 2021 (in Japanese).
- K. Sasaki, **S. Miwa**, T. Yang, R. Shioya, H. Yamaki, and H. Honda, Evaluating Power/Area/Performance of Microprocessors Logic-Synthesized with CNFET, IPSJ SIG Technical Report 2021-ARC-245, No. 4, pp. 1–7, 2021 (in Japanese).
- D. Osada, H. Yamaki, **S. Miwa**, and H. Honda, Table-Separate Packet Processing Cache for Routing/ARP/ACL/QoS, IPSJ SIG Technical Report 2021-ARC-244, No. 26, pp. 1–8, 2021 (in Japanese).
- H. Yokote, **S. Miwa**, H. Yamaki, and H. Honda, Optimizing Data Transfer between CPU and GPU for Model-Parallel Training with Mesh TensorFlow, IEICE Technical Report CPSY-2020-56, pp. 37–42, 2021 (in Japanese).
- T. Matsushita, **S. Miwa**, H. Yamaki, and H. Honda, Considering Availability of NVDIMMs on

GPU Servers for TensorFlow, IPSJ SIG Technical Report 2021-ARC-244, No. 16, pp. 1–6, 2021 (in Japanese).

- K. Hasegawa, K. Arima, **S. Miwa**, H. Yamaki, and H. Honda, Predicting Cache Profiles for MPI Applications, IPSJ SIG Technical Report 2021-HPC-178, No. 20, pp. 1–8, 2021 (in Japanese).
- K. Arima, K. Hasegawa, **S. Miwa**, H. Yamaki, and H. Honda, Predicting Function Call Count for MPI Applications, IPSJ SIG Technical Report 2021-HPC-178, No. 19, pp. 1–7, 2021 (in Japanese).
- M. Yuno, H. Yamaki, **S. Miwa**, and H. Honda, Implementation of Video Traffic Inspection Removal on Snort, IEICE Technical Report CPSY-2019-107, pp. 125–130, 2020 (in Japanese).
- Y. Kurokawa, H. Yamaki, **S. Miwa**, and H. Honda, Improving Utilization Efficiency of Caches on Network Devices for High-speed GZIP Decomposition, IEICE Technical Report CPSY-2019-108, pp. 131–136, 2020 (in Japanese).
- S. Yamashita, H. Yamaki, **S. Miwa**, and H. Honda, Reducing Table Lookup Count for High-throughput and Low-energy Internet Routers, IEICE Technical Report IA-2019-58, pp. 57–62, 2019 (in Japanese).
- R. Takakura, H. Yamaki, **S. Miwa**, and H. Honda, Video Flow Non-Mirroring for Reducing NIDS Load Using OpenFlow, IEICE Technical Report IA-2019-57, pp. 51–56, 2019 (in Japanese).
- T. Oyagi, F. Asada, **S. Miwa**, H. Yamaki, and H. Honda, High-Speed Modeling Power of GPU with Consideration of Manufacturing Variation on TSUBAME3.0, IPSJ SIG Technical Report 2019-HPC-172, No. 24, pp. 1–8, 2019 (in Japanese).
- T. Yamazoe, **S. Miwa**, and H. Honda, Real-Time Parallel Processing for Satisfying Per-Main-Key in Sequence Data that Frequently Arrive in an Out-of-Order, IPSJ SIG Technical Report 2019-DBS-169, No. 13, pp. 1–6, 2019 (in Japanese).
- K. Tanaka, H. Yamaki, **S. Miwa**, and H. Honda, Evaluating Pipelining and Port Addition in Packet Processing Caches, IPSJ SIG Technical Report 2019-ARC-237, No. 9, pp. 1–10, 2019 (in Japanese).
- F. Asada, **S. Miwa**, H. Yamaki, and H. Honda, Modeling Variation of GPU Power, The 2019 IEICE General Conference, D-6-15, 2019 (in Japanese).
- Y. Kurokawa, H. Yamaki, **S. Miwa**, and H. Honda, A Technique to Improve Cache Efficiency for GZIP Decode on Network Devices, The 2019 IEICE General Conference, D-6-14, 2019 (in Japanese).
- F. Asada, **S. Miwa**, H. Yamaki, and H. Honda, Modeling Variation of GPU Power, The 2019 IEICE General Conference, D-6-15, 2019 (in Japanese).

- M. Mizuho, H. Yamaki, **S. Miwa**, and H. Honda, A Highly-Interactive Honeypot for Network-Based Attack, The 2019 IEICE General Conference, D-19-5, 2019 (in Japanese).
- H. Yokote, **S. Miwa**, Y. Inouchi, T. Tsumura, H. Yamaki, and H. Honda, An Initial Study of a Method for Training CNNs with Pre-Trained Weights, The 2019 IEICE General Conference, D-20-3, 2019 (in Japanese).
- M. Yuno, **S. Miwa**, H. Yamaki, and H. Honda, High-Speed OpenFlow Communication Using Caches, The 2019 IEICE General Conference, B-6-29, 2019 (in Japanese).
- K. Tanaka, H. Yamaki, **S. Miwa**, and H. Honda, Optimizing Memory Hierarchy of Internet Routers towards 1 Gbps, IPSJ SIG Technical Report 2018-ARC-233, No. 6, pp. 1–7, 2018 (in Japanese) *(IEEE CEDA All Japan Joint Chapter Design Gaia Best Poster Award, IPSJ Yamashita SIG Research Award)*.
- T. Matsuyama, **S. Miwa**, H. Yamaki, and H. Honda, Energy Savings of On/Off Links Using a Pre-Wakeup Method, IPSJ SIG Technical Report 2018-HPC-165, No. 10, pp. 1–8, 2018 (in Japanese).
- M. Misu, **S. Miwa**, H. Yamaki, and H. Honda, An NVDIMM-Based System for Analysis of Memory Snapshots, IEICE Technical Report CPSY2017-140, pp. 107–112, 2018 (in Japanese).
- Y. Matsui, **S. Miwa**, H. Yamaki, and H. Honda, Study of Kernel Clustering for Reducing Memory Size Needed for CNN Computing, IEICE Technical Report CPSY-2017-140, pp. 185–190, 2018 (in Japanese).
- S. Shindo, Y. Matsui, H. Yamaki, T. Tsumura, and, **S. Miwa**, Study of CNN Accelerators for Approximate Computing Based on Kernel Similarity, IPSJ SIG Technical Report 2018-ARC-230, No. 31, pp. 1–6, 2018 (in Japanese).
- S. Matsuo, **S. Miwa**, H. Yamaki, and H. Honda, Evaluating Silicon and Carbon Nanotube Circuits with HSPICE, IPSJ SIG Technical Report 2018-ARC-230, No. 21, pp. 1–6, 2018 (in Japanese).
- T. Aikou, H. Yamaki, **S. Miwa**, and H. Honda, A Method for Reducing Table Lookups Caused by Attack Packets on Gateway, IPSJ SIG Technical Report 2018-ARC-230, No. 16, pp. 1–6, 2018 (in Japanese).
- T. Matsuyama, **S. Miwa**, H. Yamaki, and H. Honda, A Pre-Wakeup Method for Reducing Communication Latency of On/Off Links, In Proceedings of the 80th National Convention of IPSJ, pp. 123–124, 2018 (in Japanese).
- Miyoshi, **S. Miwa**, K. Inoue, and M. Kondo, Runtime Optimization of Performance Per Watt Using DFS/DCT Control, IPSJ SIG Technical Report 2018-HPC-163, No. 3, pp. 1–8, 2018 (in Japanese).
- T. Ono, Y. Kakibuka, **S. Miwa**, and K. Inoue, Development of TraceRP: An Interconnect

Simulator for Estimating Performance and Power, IPSJ SIG Technical Report 2017-HPC-161, No. 15, pp. 1–7, 2017 (in Japanese).

- M. Takatoku, H. Yamaki, **S. Miwa**, and H. Honda, A Method for Reducing Load of String Matching against Video Traffic on NIDS, IPSJ SIG Technical Report 2017-ARC-227, No. 31, pp. 1–7, 2017 (in Japanese).
- S. Shindo, Y. Matsui, H. Yamaki, T. Tsumura, and **S. Miwa**, Study of Application of Kernel Clustering Towards High Energy-Efficient CNN Accelerators, IPSJ SIG Technical Report 2017-ARC-227, No. 15, pp. 1–9, 2017 (in Japanese).
- H. Yamaki, T. Aikou, **S. Miwa**, and H. Honda, Initial Study of Improving Hit Rate of Packet Processing Cache with Source IP Addresses, IPSJ SIG Technical Report 2017-ARC-226, No. 12, pp. 1–8, 2017 (in Japanese).
- M. Ohba, **S. Miwa**, S. Shindo, T. Tsumura, H. Yamaki, and H. Honda, Implementing Broadcast on Multicore Neural Network Accelerators, IPSJ SIG Technical Report 2017-ARC-225, No. 28, pp. 1–6, 2017 (in Japanese).
- M. Ishihara, **S. Miwa**, H. Yamaki, and H. Honda, Implementation and Evaluation of a Technique for Saving DIMM Standby Power on Compute Nodes during Job Execution, IPSJ SIG Technical Report 2017-HPC-158, No. 1, pp. 1–8, 2017 (in Japanese).
- S. Shindo, M. Ohba, T. Tsumura, and **S. Miwa**, Task Mapping for Minimizing Inter-core Communication on Neural Network Accelerators, IPSJ SIG Technical Report 2016-ARC-221, No. 38, pp. 1–8, 2016 (in Japanese).
- M. Ohba, **S. Miwa**, S. Shindo, T. Tsumura, Y. Yamaki, and H. Honda, Performance Analysis of Reconfigurable Neural Network Accelerators, IPSJ SIG Technical Report 2016-ARC-221, No. 37, pp. 1–8, 2016 (in Japanese).
- T. Shibuya, **S. Miwa**, R. Shioya, H. Sasaki, H. Yamaki, and H. Honda, Initial Study of Design Space Exploration for Heterogeneous Processors, IPSJ SIG Technical Report 2016-ARC-221, No. 26, pp. 1–7, 2016 (in Japanese).
- M. Ishihara, **S. Miwa**, H. Yamaki, and H. Honda, Initial Study of Power Saving of Main Memory with Memory Hotplug, IPSJ SIG Technical Report 2016-HPC-155, No. 22, pp. 1–7, 2016 (in Japanese).
- Y. Saigo, **S. Miwa**, H. Yamaki, and H. Honda, Initial Study of Estimating Power of On/Off Links with Link-off Thresholds, IPSJ SIG Technical Report 2016-HPC-155, No. 18, pp. 1–7, 2016 (in Japanese).
- Y. Ishikawa, A. Koshiba, R. Sakamoto, Y, Wada, **S. Miwa**, M. Kondo, M. Namiki, and H. Honda, Initial Study of ALU Power Gating Considering Operand Values, IPSJ SIG Technical Report 2015-ARC-217, No. 14, pp. 1–2, 2015 (in Japanese).
- E. Arima, **S. Miwa**, T. Nakada, and H. Nakamura, Initial Study of Usage of Large Capacity

LLC for Reducing TLB Miss Penalty, IPSJ SIG Technical Report 2015-ARC-214, No. 8, pp. 1–6, 2015 (in Japanese).

- **S. Miwa**, R. Shioya, and H. Sasaki, Energy-Efficient Processor Architecture with Much Circuit Resources, IPSJ SIG Technical Report 2014-ARC-212, No. 12, pp. 1–9, 2014 (in Japanese).
- E. Arima, M. Noguchi, T. Nakada, **S. Miwa**, S. Takeda, S. Fujita, and H. Nakamura, Controlling Power of Surrounding Circuit of STT-MRAM Cache with Considering Access Locality, IPSJ SIG Technical Report 2014-ARC-211, No. 11, pp. 1–6, 2014 (in Japanese).
- **S. Miwa**, R. Shioya, and H. Sasaki, Initial Study of Processor Architecture in Dark-Silicon Era, IPSJ SIG Technical Report 2014-ARC-211, No. 5, pp. 1–7, 2014 (in Japanese).
- Y. Oigo, D. Yoshizane, A. Ohta, **S. Miwa**, and H. Nakajo, Implementation and Evaluation of Dalvik Accelerators with FPGA, IPSJ SIG Technical Report 2014-EMB-33, No. 3, pp. 1–8, 2014 (in Japanese).
- T. Sakai, T. Komoda, **S. Miwa**, and H. Nakamura, Improving Performance of HPC Systems with Storage Batteries under Power Constraint, IPSJ SIG Technical Report 2014-HPC-143, No. 25, pp. 1–6, 2014 (in Japanese).
- R. Yonezawa, S. Aita, **S. Miwa**, and H. Nakamura, Improving Performance of HPC Systems by Optimizing Physical Memory under Power Constraint, IPSJ SIG Technical Report 2014-HPC-143, No. 24, pp. 1–8, 2014 (in Japanese).
- S. Aita, **S. Miwa**, and H. Nakamura, CPU DVFS under Power Constraint with Considering Load Balance, IPSJ SIG Technical Report 2014-HPC-143, No. 23, pp. 1–8, 2014 (in Japanese).
- **S. Miwa**, T. Inoue, and H. Nakamura, Designing Area-Efficient Microprocessors for Reinforcement of Turbo Mode, IPSJ SIG Technical Report 2014-ARC-208, No. 12, pp. 1–10, 2014 (in Japanese).
- T. Shigematsu, T. Komoda, T. Nakada, **S. Miwa**, Y. Sato, H. Ueki, M. Hayashikoshi, T. Shimizu, and H. Nakamura, Power Management of Periodic Real-Time Systems with Considering Intermediate Data, IPSJ SIG Technical Report 2013-EMB-30, No. 5, pp. 1–8, 2013 (in Japanese).
- S. Aita, **S. Miwa**, and H. Nakamura, Coordinating CPU and Network Power Management under Power Constraint, IPSJ SIG Technical Report 2013-HPC-140, No. 1, pp. 1–8, 2013 (in Japanese).
- T. Inoue, **S. Miwa**, T. Nakada, and H. Nakamura, Improving Performance of Superscalar Processors Using ALU Rotation, IPSJ SIG Technical Report 2013-ARC-204, No. 10, pp. 1–10, 2013 (in Japanese).
- **S. Miwa**, S. Aita, Y. Ajima, T. Shimizu, A. Asato, and H. Nakamura, Initial Study of Power Savings of Interconnect Controllers in FX10, IPSJ SIG Technical Report 2012-ARC-

202/2012-HPC-137, No. 5, pp. 1–10, 2012 (in Japanese).

- K. Saito, **S. Miwa**, and H. Nakajo, Area-Efficient and High-Througput Processors with Bypass-Dedicated ALUs, IPSJ SIG Technical Report 2012-ARC-202/2012-HPC-137, No. 12, pp. 1–6, 2012 (in Japanese).
- T. Nakada, **S. Miwa**, and H. Nakamura, High-Performance Cache Simulation for Designing Manycore with NoC, IPSJ SIG Technical Report 2012-ARC-202/2012-HPC-137, No. 15, pp. 1–6, 2012 (in Japanese).
- N. Iwasawa, T. Komoda, **S. Miwa**, T. Nakada, and H. Nakamura, Dynamic Power Control for Information Devices with Considering User Comfortability, In Proceedings of the Forum on Information Technology, pp. 277–278, 2012 (in Japanese).
- K. Okamoto, T. Komoda, T. Nakada, **S. Miwa**, Y. Sato, H. Ueki, M. Hayashikoshi, T. Shimizu, and H. Nakamura, Initial Study of Low-Power Scheduling on Periodic Real-Time Systems, IPSJ SIG Technical Report 2012-EMB-26, No. 4, pp. 1–8, 2012 (in Japanese).
- T. Inoue, **S. Miwa**, T. Nakada, and H. Nakamura, Activity Migration on Register Files and Function Units, IPSJ SIG Technical Report 2012-ARC-201, No. 11, pp. 1–9, 2012 (in Japanese).
- K. Asami, N. Kurata, R. Shioya, **S. Miwa**, M. Goshima, and S. Sakai, Preliminary Evaluation of Cache Partitioning Per Instruction Group, IPSJ SIG Technical Report 2012-ARC-201, No. 14, pp. 1–11, 2012 (in Japanese).
- E. Arima, T. Komoda, **S. Miwa**, and H. Nakamura, Implementation of a Technique for Reducing Performance Penalty of Powering Off Idle Caches, IPSJ SIG Technical Report 2012-ARC-201, No. 15, pp. 1–7, 2012 (in Japanese).
- T. Komoda, **S. Miwa**, and H. Nakamura, Study of a Prediction Mechanism for CPU/GPU Communication, IPSJ SIG Technical Report 2012-ARC-201, No. 25, pp. 1–8, 2012 (in Japanese).
- **S. Miwa**, K. Sumizaki, H. Sasaki, and H. Nakamura, Initial Study of Thread Scheduling with Considering Cache Data on CMP, IPSJ SIG Technical Report 2012-ARC-200/2012-OS-121, No. 14, pp. 1–8, 2012 (in Japanese).
- K. Asami, N. Kurata, R. Shioya, **S. Miwa**, M. Goshima, and S. Sakai, Managing Caches with Considering Working Sets of Instruction Groups, IPSJ SIG Technical Report 2012-ARC-200/2012-OS-121, No. 13, pp. 1–7, 2012 (in Japanese).
- K. Asami, N. Kurata, R. Shioya, **S. Miwa**, M. Goshima, and S. Sakai, Study of Improvement of Cache Efficiency, In Proceedings of the 74th National Convention of IPSJ, pp. (1-61)–(1-62), 2012 (in Japanese).
- E. Arima, T. Komoda, **S. Miwa**, and H. Nakamura, Reducing Performance Penalty Caused by Powering Off Idle Caches, IPSJ SIG Technical Report 2012-ARC-198, No. 2, pp. 1–6,

2012 (in Japanese).

- K. Kim, S. Takeda, **S. Miwa**, and H. Nakamura, A Power Gating Scheme with Data Retentiveness, IPSJ SIG Technical Report 2012-ARC-198, No. 1, pp. 1–7, 2012 (in Japanese).
- S. Takeda, **S. Miwa**, and H. Nakamura, Reducing Runtime Leakage Power Using Sleep Depth Control, IEICE Technical Report ICD2011-114 (poster presentation), pp. 66–69, 2011 (in Japanese).
- T. Tanimoto, H. Sasaki, **S. Miwa**, and H. Nakamura, Contention and Scalability-Aware Thread Scheduling on Manycore Processors, IPSJ SIG Technical Report 2011-ARC-197, No. 31, pp. 1–7, 2011 (in Japanese).
- T. Komoda, **S. Miwa**, and H. Nakamura, Initial Study of Pipeline Parallel Programing API with OpenCL, IPSJ SIG Technical Report 2011-ARC-197, No. 10, pp. 1–7, 2011 (in Japanese).
- K. Sumizaki, H. Sasaki, **S. Miwa**, and H. Nakamura, A Thread Migration Method on CMP with Data Migration Methods, IEICE Technical Report CPSY2011-27, pp. 13–18, 2011 (in Japanese).
- H. Yokoyama, Y. Horibe, **S. Miwa**, and H. Nakajo, Data Compression on Last Level Cache for Reducing Hardware Amount, IPSJ SIG Technical Report 2011-ARC-194, No. 6, pp. 1–4, 2011 (in Japanese).
- Y. Horibe, **S. Miwa**, R. Shioya, M. Goshima, and H. Nakajo, Selective Cache Allocation: Efficient Cache Management in a Multi-threaded Environment, IPSJ SIG Technical Report 2010-ARC-190, No. 1, pp. 1–8, 2010 (in Japanese).
- P. Waskito, **S. Miwa**, Y. Mitsukura, and H. Nakajo, Accelerating Hilbert-Huang Transform Using GPU, IPSJ SIG Technical Report 2010-HPC-126, No. 3, pp. 1–8, 2010 (in Japanese).
- M. Nakanishi, Y. Mitsukura, T. Tanaka, **S. Miwa**, and H. Nakajo, A Technique for Horn Extraction in Noisy Environment by Using Empirical Mode Decomposition, IEEJ Technical Meeting on Industrial Instrumentation and Control IIC-10-071 073–078, pp. 19–22, 2010 (in Japanese).
- **S. Miwa**, and H. Nakajo, A High Performance Issue Mechanism with Scheduled Instruction Cache, IPSJ SIG Technical Report 2009-ARC-185, No. 6, pp. 1–8, 2009 (in Japanese).
- Y. Horibe, P. Zhang, Y. Ogasawara, **S. Miwa**, and H. Nakajo, Hardware Prefetching to Achieve High Accuracy According to Memory Access Patterns, IPSJ SIG Technical Report 2009-ARC-182/2009-HPC-119, pp. 91–96, 2009 (in Japanese).
- H. Yano, M. Nakanishi, **S. Miwa**, and H. Nakajo, Feasibility of an Embedded Virtual Machine under Parallel or Distributed Processing Environment, IPSJ SIG Technical Report 2009-ARC-181/2009-EMB-11, pp. 75–80, 2009 (in Japanese).
- **S. Miwa**, and H. Nakajo, Deterministic Branch Filter Mechanism for Improving Branch

Prediction Accuracy, IPSJ SIG Technical Report 2008-ARC-179, pp. 61–66, 2008 (in Japanese).

- T. Hirajima, H. Shimada, **S. Miwa**, and S. Tomita, Branch Target Predictor Utilizing Context Base Value Predictor, IPSJ SIG Technical Report 2008-ARC-178, pp. 1–6, 2008 (in Japanese).
- T. Kawahara, **S. Miwa**, H. Shimada, S. Mori, and S. Tomita, Development of Parallel Volume Rendering Accelerator VisA and its Preliminary Implementation, IEICE Technical Report RECONF2007-64-82, pp. 25–30, 2008 (in Japanese).
- H. Shimada, **S. Miwa**, and S. Tomita, A Digital Appliance Architecture Which Increases User Side Robustness, IPSJ SIG Technical Report 2007-ARC-175, pp. 67–70, 2007 (in Japanese).
- Yamaguchi, **S. Miwa**, H. Shimada, S. Mori, and S. Tomita, Study of a Force Sense Presentation Model for Interactive Fluid Simulators, In Proceedings of the 12th Annual Meeting of the Virtual Reality Society of Japan, 2007 (in Japanese).
- Y. Noda, S. Yorifuji, **S. Miwa**, N. Kume, H. Shimada, S. Mori, and S. Tomita, A High Performance Surgical Simulator on PC Clusters with Considering Sequence Surgical Operations, In Proceedings of the 12th Annual Meeting of the Virtual Reality Society of Japan, 2007 (in Japanese).
- H. Shimada, **S. Miwa**, and S. Tomita, Branch Target Predictor Utilizing Context Base Value Predictor, IPSJ SIG Technical Report 2008-ARC-178, pp. 1–6, 2008 (in Japanese).
- H. Shimada, **S. Miwa**, and S. Tomita, Selective Instruction Re-Issue Mechanism using Bit Vector, IPSJ SIG Technical Report 2007-ARC-174, pp. 67–72, 2007 (in Japanese).
- S. Yorifuji, Y. Noda, T. Yoshida, **S. Miwa**, N. Kume, H. Shimada, M. Nakao, S. Mori, and S. Tomita, High-Speed Calculation on a Surgical Simulator Considered the Sequence of Operation, IPSJ SIG Technical Report 2007-HPC-111, pp. 127–132, 2007 (in Japanese).
- K. Ogata, J. Yao, **S. Miwa**, H. Shimada, and S. Tomita, The Dynamic Instruction Scheduler for ALU Cascading, IPSJ SIG Technical Report 2008-ARC-173, pp. 91–96, 2007 (in Japanese).
- T. Kawahara, Y. Noda, **S. Miwa**, H. Shimada, Y. Nakashima, S. Mori, and S. Tomita, Implementation of High Speed Low Latency Data Transmission on DVI-D Interface and its Application for Parallel Image Synthesis, In Proceedings of Kansai-Section Convention of IPSJ, pp. 197–198, 2006 (in Japanese).
- Y. Noda, T. Yoshida, **S. Miwa**, H. Shimada, Y. Nakashima, S. Mori, and S. Tomita, Preliminary Evaluation of a High Performance Surgical Simulator with Conjugate Gradient Method, In Proceedings of Kansai-Section Convention of IPSJ, pp. 199–202, 2006 (in Japanese).
- T. Fukuyama, **S. Miwa**, H. Shimada, M. Goshima, Y. Nakashima, S. Mori, and S. Tomita, Instruction Steering for Clustered Superscalar Processor with Slack Prediction, IPSJ SIG

Technical Report 2006-ARC-169, pp. 55–60, 2006 (in Japanese).

- T. Yoshimura, **S. Miwa**, H. Shimada, Y. Nakashima, S. Mori, and S. Tomita, Three Quads: A Versatile Interconnection Network for Medium Scale Commodity Cluster, IPSJ SIG Technical Report 2006-ARC-167, pp. 79–84, 2006 (in Japanese).
- D. Okamura, Y. Noda, **S. Miwa**, H. Shimada, Y. Nakashima, S. Mori, and S. Tomita, Parallel Volume Rendering with Ultra High Speed Unidirectional Links Composed of DVI, IPSJ SIG Technical Report 2006-SLDM-123, pp. 97–100, 2006 (in Japanese).
- Y. Shinomoto, **S. Miwa**, H. Shimada, Y. Nakashima, S. Mori, and S. Tomita, Improving Texture Access for Volume Rendering on General-Purpose GPU, In Proceedings of Kansai-Section Convention of IPSJ, pp. 187–188, 2005 (in Japanese).
- Y. Shinomoto, **S. Miwa**, H. Shimada, Y. Nakashima, S. Mori, and S. Tomita, Consideration for Speculative Rendering in PVR, IPSJ SIG Technical Report 2005-ARC-164, pp. 145–150, 2005 (in Japanese).
- **S. Miwa**, T. Nagano, M. Goshima, Y. Nakashima, and S. Tomita, Learning Navigation Tasks of Mobile Robots with Recurrent Neural Networks, In Proceedings of Kansai-Section Convention of IPSJ, pp. 181–184, 2003 (in Japanese) *(Student Encouragement Award)*.
- Tsuda, **S. Miwa**, T. Tsumura, M. Goshima, and S. Tomita, Constructing Asynchronous Sequential State Machines with Learning, IEICE Technical Report, CPSY2002-50, pp. 59–64, 2002 (in Japanese).
- **S. Miwa**, A. Tsuda, T. Tsumura, M. Goshima, and S. Tomita, Constructing GSM with Conductance Neural Networks, IEICE Technical Report CPSY2001-40, pp. 39–46, 2001 (in Japanese).
- Tsuda, **S. Miwa**, T. Tsumura, M. Goshima, and S. Tomita, Realizing Sequential Circuit with Conductance Neural Networks, IEICE Technical Report CPSY2001-39, pp. 31–38, 2001 (in Japanese).

Invited Conference Talks

- M. Kondo, K. Sano, **S. Miwa**, K. Sato, K. Fukazawa, and T. Hanawa, Considering Next-Generation Advanced Computer Infrastructures, 20th Symposium on PC Clusters, Panelist, Dec. 2020.
- T. Ono, Y. Kakibuka, N. Jain, A. Bhatele, **S. Miwa**, and K. Inoue, Extending A Network Simulator for Power/Performance Prediction of Large Scale Interconnection Networks, Modeling and Simulation of HPC Architectures and Applications (the SIAM PP18 Mini-Symposium), Mar. 2018.
- **S. Miwa**, Energy-Efficient Computers with Increased Hardware Resources, the 78th National Convention of Information Processing Society of Japan, Mar. 2016 (in Japanese).

- S. Takeda, H. Noguchi, K. Nomura, S. Fujita, **S. Miwa**, E. Arima, T. Nakada, and H. Nakamura, Low-Power Cache Memory with State-of-the-Art STT-MRAM for High-Performance Processors, the 12th International SoC Design Conference, pp. 153–154, Nov. 2015.
- **S. Miwa**, H. Nakamura, Power Shifting between Networks and CPUs in HPC System, JST/CREST International Symposium on Post Petascale System Software, Dec. 2014.
- M. Kondo, T. Cao, Y. He, Y. Wada, H. Honda, I. Miyoshi, Y. Inadomi, K. Fukazawa, K. Inoue, **S. Miwa**, H. Nakamura, Power Management Framework for Post-Petascale Supercomputers, JST/CREST International Symposium on Post Petescale System Software (Poster Session), Dec. 2014.
- **S. Miwa**, Low-Power Processors in Dark Silicon Era, 2014 Embedded System Symposium, Oct. 2014 (in Japanese).
- H. Nakamura, T. Nakada, **S. Miwa**, (Invited Paper) Normally-Off Computing Project: Challenges and Opportunities, In Proceedings of the 19th Asia and South Pacific Design Automation Conference (ASP-DAC), Special Session 1S-1, pp. 1–5, Jan. 2014.

Invited Colloquium Talks

- Variation of GPU Power in Supercomputing Systems, George Washington University, Washington, DC, USA, Sep. 2019.
- Energy-Efficient Environment for General-Purpose Neural Network Computing, the 2017 New Business Seminar Pioneered by Artificial Intelligence, Minato-ku, Tokyo, Japan, Mar. 2017 (in Japanese).
- Acceleration of Neural Network Computing and its Trend, Triceps Seminar, Chiyoda-ku, Tokyo, Japan, Feb. 2017 (in Japanese).
- Power Management in Supercomputers—Challenges for Post Petascale Computing—, The University of Electro-Communications, Chofu, Tokyo, Japan, Dec. 2015 (in Japanese).
- Network and Memory Power Management in High Performance Computing Systems, IBM Austin Research Labs, Austin, TX, USA, Nov. 2015.
- Heterogeneous CMPs: Low-Power Architectures in Dark Silicon Era, Fujitsu Kawasaki Factory, Kawasaki, Kanagawa, Japan, Apr. 2015 (in Japanese).
- Power Management for Exascale Computing, IBM Austin Research Labs, Austin, TX, USA, Feb. 2014.

Patents

- *Router*, Japan patent pending #2013-111244, 5/27/2013.
- *Converter and conversion method*, Japan patent pending #2010-234673, 10/19/2010.

PROFESSIONAL ACTIVITIES

Track Chair

- IEEE International Symposium on Embedded Multicore/Many-core System-on-Chip (MCSoC), 2018–2021.

Technical Program Committees

- PhD Forum in International Supercomputing Conference (ISC), 2020-2021.
- IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing (CCGrid), 2018–2019.
- International Conference on Parallel Processing (ICPP), 2018, 2021.
- International Workshop on Computer Systems and Architectures, 2015–2022.
- International Symposium on Computing and Networking—Across Practical Development and Theoretical Research—, 2013–2022.
- Forum on Information Technology, 2016.
- Annual Meeting on Advanced Computing System and Infrastructure, 2015–2016.
- IEEE International Conference on Computer Design (ICCD), 2014–2015.
- Symposium on Advanced Computing Systems and Infrastructures, 2009–2013.
- National Convention of IPSJ, 2012.

Editorial Boards

- IEICE Transactions on Information and Systems, Apr. 2015–May 2019.
- IPSJ Magazine, Apr. 2010–Mar. 2016.
- IPSJ Transactions on Advanced Computing Systems, Apr. 2011–Mar. 2015, Apr. 2020–Mar. 2022.
- IPSJ Journal of Information Processing, Jun. 2009–May 2013.

Executive Committees

- SIG of System Architecture, IPSJ, Apr. 2014–Mar. 2017.
- Trax Design Competition, 2016.

External Reviewers

- ACM/EDAC/IEEE Design Automation Conference (DAC), 2014.
- ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2012.
- International Conference for High Performance Computing, Networking, Storage and Analysis (SC), 2011–2012.
- ACM International Conference on Supercomputing (ICS), 2008.

Others

- Architecture WG Leader of Next-Generation Advanced Computer Infrastructure (NGACI), 2020-Present.
- Evaluation committee member of Energy-Saving Project, New Energy and Industrial Technology Development Organization, Apr. 2016–Present.
- Representative member of IPSJ, Apr. 2015–Mar. 2016.
- Writing committee member of Knowledge-Base, IEICE, 2011.
- Best Paper Award Selection Working Group of IPSJ, 2009–2010.

JOINED PROJECTS

- Development of Fundamental Technology for Normally-off Computing, IT Innovation Programs, New Energy and Industrial Technology Development Organization, 3,800,000,000 JPY, Oct. 2011–Feb. 2015 (PI: Professor Hiroshi Nakamura).
- Study of Future HPCI Systems with High-Functional and Efficient Latency Cores, Ministry of Education, Culture, Sports and Technology, Japan, 33,533,000 JPY, Oct. 2012–Mar. 2014 (PI: Professor Yutaka Ishikawa).
- Study of Algorithms for Controlling Sensing Data, Hitachi Ltd., 2,300,000 JPY, Dec. 2012–Feb. 2014 (PI: Professor Hiroshi Nakamura).
- Study of Optimizing Architectural Design of Many-core SoC with NoC, Semiconductor Technology Academic Research Center, 17,820,000 JPY, Apr. 2011–Mar. 2013 (PI: Professor Hiroshi Nakamura).
- Demonstration and Evaluation of Ultra Low Power System LSI for ULP Unified Systems, Core Research for Evolutionary Science and Technology, Japan Science and Technology Agency, 9,600,000 JPY, Oct. 2011–Mar. 2013 (PI: Professor Haruhisa Ichikawa).
- Study of Next-Generation Ultra Low Power and High Performance System LSI Using Innovative Power Control, Core Research for Evolutionary Science and Technology, Japan Science and Technology Agency, Apr. 2011–Sep. 2011 (PI: Professor Hiroshi Nakamura).
- Promoting Research on Symbiotic Information Technology for Realization of Information Environment Coordinating with Humans, Grant for Promoting Research on Symbiotic Information Technology, Ministry of Education, Culture, Sports and Technology, Japan, Jan. 2008–Mar. 2011 (PI: Professor Hironori Nakajo).
- Scalable FPGA Systems for Research, Development and Education of Processor Microarchitecture, Academic-Industrial Collaboration of Seeds Innovation, Japan Science and Technology Agency, Dec. 2009–Nov. 2010 (PI: Professor Hironori Nakajo).